SAK-C164C1-8EM

16-Bit, Single-Chip Microcontroller, QFP

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.50~8.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.50~8.00

PartNumber:: SAK-C164C1-8EM

Brand:: Infineon Technologies AG - Infineon | Pack: QFP | D/C: 03+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Kelly Huang's store

(Hong Kong)

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-07-08

From Other Seller

Part Number:SAK-C164C1-8EM
US $1.50 - 8.00
ECA1HHG220

US $2.00 - 10.00 / Piece
(0) Remove
HEF4093BT

US $0.15 - 1.20 / Piece
(0) Remove
Quantity:

piece

Product Summary

The SAK-C164C1-8EM is a 16-Bit Single-Chip Microcontroller. It is especially suited for cost sensitive applications. The SAK-C164C1-8EM combines high CPU performance (up to 12.5 million instructions per second) with high peripheral functionality and enhanced IO-capabilities. The device also provides clock generation via PLL and various on-chip memory modules such as program ROM or OTP, internal RAM, and extension RAM.

Parametrics

SAK-C164C1-8EM absolute maximum ratings: (1)Storage temperature, TST: -65 to 150℃; (2)Junction temperature, TJ: -40 to 150℃ when under bias; (3)Voltage on VDD pins with respect to ground (VSS), VDD: -0.5 to 6.5 V; (4)Voltage on any pin with respect to ground (VSS), VIN: -0.5 to VDD + 0.5 V; (5)Input current on any pin during overload condition: -10 to 10 mA; (6)Absolute sum of all input currents during overload condition: |100| mA max; (7)Power dissipation, PDISS: 1.5 W max.

Features

SAK-C164C1-8EM features: (1)80 ns Instruction Cycle Time at 25 MHz CPU Clock; (2)400 ns Multiplication (16 × 16 bit), 800 ns Division (32 / 16 bit); (3)Enhanced Boolean Bit Manipulation Facilities; (4)Additional Instructions to Support HLL and Operating Systems; (5)Register-Based Design with Multiple Variable Register Banks; (6)Single-Cycle Context Switching Support; (7)16 MBytes Total Linear Address Space for Code and Data; (8)1024 Bytes On-Chip Special Function Register Area; (9)16-Priority-Level Interrupt System with 32 Sources, Sample-Rate down to 40 ns; (10)8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via; (11)Peripheral Event Controller (PEC); (12)Clock Generation via on-chip PLL (factors 1:1.5/2/2.5/3/4/5), via prescaler or via direct clock input.